Cobham Gaisler AB provides IP cores and supporting development tools for embedded processors based on the SPARC architecture. We specialize in digital hardware design for both commercial and aerospace applications



SELENE: Self-monitored Dependable platform for High-Performance Safety-Critical Systems

High-performance computing that employs commercial off-the-shelf components offers an alternative path to increasing the computational capability of safety-critical applications. Despite their potential in a number of domains, use of these systems is limited due to the lack of certified, reliable hardware platforms. The EU funded SELENE project aims to change this by proposing a safety-critical cognitive computing platform with self-aware and self-adaptive capabilities. Cobham Gaisler's NOEL-V processor implementing the RISC-V instruction set architecture is used in the project. 

Read more on the project page.  



Cobham Advanced Electronic Solutions’ GR712RC Processor Runs CHEOPS’ Instrument Flight Software

The first ESA S-class mission CHEOPS, which stands for CHaracterising ExOPlanet Satellite, recently lifted off on a Soyuz rocket from Europe's spaceport in Kourou. The satellite contains one payload, a 32 cm diameter on-axis telescope. The Data Processing Unit (DPU) within the Back-End Electronics (BEE) of the telescope was built by the Space Research Institute (Institut für Weltraumforschung, IWF) of the Austrian Academy of Sciences in Graz, Austria. The DPU is based on the Radiation-Hardened GR712RC LEON3FT Dual-Core Microprocessor. 

Read the full press release.  


See the LEON5 and NOEL-V video clip

The Gothenburg Symphony Orchestra has produced our video clip promoting the new LEON5 and NOEL-V processor IP cores that will be released on 25 December for  download into Xilinx’ Kintex UltraSCALE FPGAs. The original music score has been composed by Hans Ek who has also conducted the Gothenburg Symphony Orchestra when it was performed  as part of Kosmische Musik at the Gothenburg Concert Hall on 27 October 2018, 


Cobham Releases RISC-V Processor IP Core

Cobham Gaisler has announced  at the RISC-V Summit in San Jose, California, that it will release a new line of processor Intellectual Property (IP) cores that implements the RISC-V instruction set architecture (ISA). The NOEL-V processor IP core, the first product in the family, will be made available on 25 December for download into Xilinx’ Kintex UltraSCALE FPGAs.

Read the full press release.  


Cobham Releases LEON5 Processor IP Core

Cobham Gaisler has announced at the 12th Annual Workshop on Spacecraft Flight Software, at NASA Marshall Space Flight Center, that it will release a new processor Intellectual Property (IP) core based on the SPARC instruction set architecture (ISA). The new LEON5 processor IP core, which succeeds the previous LEON4 processor, will be made available on 25 December for download into Xilinx’ Kintex UltraSCALE FPGAs.

Read the full press release.  



Lift off: De-RISC to create first RISC-V, fully European platform for space

Launched on 1 October 2019, the European Innovation Action De-RISC is preparing a full hardware-software platform based on RISC-V for the space and aviation market.Combining a multicore system-on-chip by leading space solutions provider Cobham Gaisler with fentISS’ space-qualified XtratuM hypervisor, De-RISC will create a market-ready platform to power future space and aeronautical applications with made-in-Europe technology.

Read the full press release


Press releasee

ESA Supports Development of Cobham’s GR740 Microprocessor in Organic Package

Cobham Gaisler has announced that they have successfully negotiated a contract with the European Space Agency (ESA) leading to the development and validation of its GR740 Quad-Core LEON4FT Microprocessor in an Organic Package. Cobham Gaisler will lead this joint development effort with semiconductor supplier STMicroelectronics (NYSE: STM) and Synergie Cad PSC (France). This development will help meet market demand for high reliability, low cost components for large constellations and new space applications. 
Read the full press release

Cobham Awarded Contract from European Space Agency for GR740 SBC Reference Design

Cobham Gaisler has announced it is leading a consortium for a new development contract from the European Space Agency (ESA). Cobham Gaisler and RUAG Space, both located in Gothenburg, Sweden, with specification input from Airbus Defense and Space, Thales Alenia Space and OHB Systems, will together design a reference design and basic software for a single board computer (SBC) based on the GR740 Quad-Core LEON4FT Microprocessor. 
Read the full press release.

DLR Utilizes Cobham’s Dual-Core Processors in Eu:CROPIS Satellite and Next Generation Payload Demonstrator

Cobham Gaisler and DLR (German Aerospace Center) announced that Cobham’s GR712RC Dual-Core LEON3FT Processor has been successfully used to control the Eu:CROPIS (Euglena Combined Regenerative Organic Food Production in Space) satellite for more than 350 days in orbit. In addition, the GR712RC is also used in DLR’s SCalable On-BoaRd Computing Experiment (SCORE) payload.
Read the full press release.

GR740 USer Day

GR740 User Day at ESTEC

The GR740 User Day will take place in the Erasmus Auditorium at ESTEC, Noordwijk, and is free of charge and will be open to the public.

The presentations are available on-line

ESA contract for High-Performance Compute Board

A development contract has been awarded from ESA to a Cobham Gaisler lead consortium that will result in the design of an accelerator board suitable for Computer Vision (CV) and Artificial Intelligence (AI) applications for in-orbit space use. 
Read the full press release.


Follow us on Twitter and LinkedIn

 Follow us on Twitter @cobhamgaisler and LinkedIn Cobham Gaisler.


DDC's New 3U SBC Incorporates Cobham Processor Technology

Data Device Corporation (DDC) and Cobham Gaisler jointly announced at the RADECS (RADiation Effects on Components and Systems) Conference that the radiation-hardened GR740 Quad-Core LEON4FT (Fault-Tolerant) Processor device will be used in DDC’s latest Rad-Hard Single Board Computer (SBC), the SCS3740. Read the full press release.


 Cobham Gaisler will participate in Rymdveckan, or "Space Week" that will be held in Gothenburg, Sweden, between 14th and 22nd of September. Read the full details of our engagement.


Cobham Processor Technology Powers Commercial NanoSatellite

Cobham Gaisler’s LEON3FT processor technology is used on the VESTA-1 nanosatellite developed and operated by Surrey Satellite Technology Ltd (SSTL). SSTL has recently confirmed the successful commissioning and operation of VESTA-1, a 3U nanosatellite technology demonstration mission that will test a new two-way VHF Data Exchange System (VDES) payload developed by Honeywell for the ExactEARTH advanced maritime satellite constellation. Read the full press release


Cobham Joins RISC-V Foundation

Cobham Gaisler has announced that is has recently been accepted as a Gold-Level Member of the RISC-V Foundation and intends to release products based on the RISC-V ISA in parallel with the further development of its LEON SPARC processor based products. The initial RISC-V product will be a RV64GC compliant processor Intellectual Property (IP) core written in VHDL. Read the full press release.


GRMON 3.0 release now available 

Cobham Gaisler released in March 2018 the new GRMON3 debug monitor. In addition to the features found in previous GRMON versions a new graphical user interface greatly extends the traditional monitoring and control capabilities. Please see the GRMON3 product page for more information.