DDR2
Status:
Available
The DDR2SPA can interface two 16,32 or 64-bit wide DDR2 banks. Both memory and configuration register accesses are performed through an AHB slave interface.
Overview
DDR2SPA is a DDR2 SDRAM controller with AMBA AHB back-end. The controller can interface 16-, 32- or 64-bit wide DDR2 memory with one or two chip selects. The controller acts as a slave on the AHB bus where it occupies a configurable amount of address space for DDR2 SDRAM access. The DDR2 controller is programmed by writing to configuration registers mapped in the AHB I/O address space. Internally, DDR2SPA consists of an AHB/DDR2 controller and a technology-specific DDR2 PHY.
Architecture
Key Tech Spec
Target technology support
Evaluation boards
Ordering information
Development Kit
Licensing
Software
Tools
Block diagram
Supported Hardware
Configuration
Reference Design
Other resources
Detailed features
Downloads
File
Category
Revision
Date
Access
Data sheet and user's manual
2024.4
2024-12-23
Free download
Password/
Contact us
Frequently asked questions
Full ecosystem for mission critical System-on-a-Chip solutions
