

LEON-RTG4-EX

SPARC V8 Processor

COBHAM

2017 User's Manual

The most important thing we build is trust

Features

- SPARC V8 integer unit(s) with 7-stage pipeline, 8 register windows, 16 KiB instruction and 16 KiB data caches, hardware multiplier and divider, power-down mode, hardware watchpoints, etc.
- Double precision IEEE-754 floating point unit
- Memory management unit
- EDAC protected interface to DDR3 SDRAM
- Advanced on-chip debug support unit
- UART, Timers, GPIO port, Interrupt controller, Status registers
- Multiple SpaceWire links with RMAP CRC (option)
- Redundant 1553 BC/RT/MT interfaces (option)
- Redundant CAN 2.0 interfaces (option)
- Ethernet 10/100/1000 Mbit MAC interface (option)
- Level-2 cache (option)



Description


The LEON-RTG4-ES FPGA bitstreams are a collection of example designs built from Cobham Gaisler's GRLIB IP library using a template design for Microsemi RTG4 devices. The IP library provides the fault tolerant version of the LEON3 and LEON4 processors while the example designs feature the commercial (non-FT) configurations.

Specification

- Targets Microsemi RTG4 Development Kit FPGA board



- 50 MHz system frequency
- Up to 200MIPS, 200 MFLOPS



Applications

The LEON/GRLIB template designs can be adapted as multiple configurations, covering instrument, payload and control applications. The LEON-RTG4-EX example bitstreams are unsuitable for use in harsh environments.

SPARC

 **Microsemi**

Table of contents

| | | |
|-----|----------------------------------|----|
| 1 | Introduction..... | 3 |
| 1.1 | Overview | 3 |
| 1.2 | Configurations | 4 |
| 2 | Architecture..... | 5 |
| 2.1 | Cores..... | 5 |
| 2.2 | Interrupts | 6 |
| 2.3 | Memory map | 6 |
| 2.4 | IP core documentation | 8 |
| 2.5 | Signals | 9 |
| 3 | Working with the board..... | 10 |
| 3.1 | Prerequisites | 10 |
| 3.2 | Programming the FPGA device..... | 10 |
| 3.3 | Connecting with GRMON2..... | 10 |
| 3.4 | Support | 10 |
| 4 | Reference documents | 11 |
| 5 | Ordering information | 12 |

1 Introduction

1.1 Overview

The LEON-RTG4-EX collection of example designs are based on a common architecture. The architecture is centered around the AMBA [AMBA] Advanced High-speed Bus (AHB), to which the LEON3 or LEON4 SPARC V8 [SPARC] processors and other high-bandwidth units are connected. Low-bandwidth units are connected to the AMBA Advanced Peripheral Bus (APB) which is accessed through an AHB to APB bridge. The architecture for the basic design is shown in figure 1.




Figure 1. Architectural block diagram of LEON-RTG4-EX1 and -EX2

The full LEON-RTG4 architecture includes the following modules:

- LEON3 or LEON4 SPARC V8 Integer Unit with 16 KiB instruction cache and 16 KiB data cache. IEEE-754 Floating Point Unit and Memory Management Unit.
- Debug Support Unit with UART and JTAG Debug Links
- Bridge to Microsemi FDDR DDR3 SDRAM controller
- Timer unit with two 32-bit timers
- Interrupt controller for 15 interrupts in two priority levels
- UART with FIFO and separate baud rate generator
- General purpose I/O port (GPIO).
- AMBA AHB status register
- Ethernet Media Access Controller (MAC)

There are also example variants that include a Level-2 cache controller. In this case the Level-2 cache is located between the FDDR memory controller and the rest of the system. The GRLIB IP library contains a template design for the Microsemi RTG4 Development Kit board. The example designs can easily be extended to add additional GRLIB IP library IP cores such as:

- 8/32-bit Memory Controller with EDAC for external PROM, SRAM and I/O
- 8/32-bit SDRAM Controller with EDAC for external PC100 SDRAM, PROM, SRAM and I/O
- SpaceWire links with CRC support and hardware RMAP target
- CAN-2.0 controllers
- Mil-Std-1553 BC/BM/RT

A full list of GRLIB IP library components can be found in [GRIP]. The GRLIB user's manual is available on-line [GRLIB].

1.2 Configurations

Table 1 below lists the LEON-RTG4-EX example configurations. The bitstreams with example designs are intended to cover a wide range of application scenarios. For simple control where logic utilization needs to be kept low, the EX1/EX2 configuration can be used by running software on only one of the processor cores and avoiding use of the MMU and FPU. For applications that require more performance the EX3, EX4 and EX5 configurations are recommended.

The bitstreams are available for download from <http://gaisler.com/LEON-RTG4>

Table 1. Example configurations

| Configuration name | EX1 | EX2 | EX3 | EX4 | EX5 |
|-------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| RTG4 device | ES | PROTO | PROTO | PROTO | PROTO |
| Processor | LEON3 | LEON3 | LEON3 | LEON3 | LEON4 |
| Number of processor cores | 2 | 2 | 4 | 4 | 4 |
| Level-1 cache | 16+16 KiB | 16+16 KiB | 16+16 KiB | 16+16 KiB | 16+16 KiB |
| Hardware multiply÷ | Yes | Yes | Yes | Yes | Yes |
| Multiply & accumulate | No | No | No | No | No |
| Single-vector trapping | Yes | Yes | Yes | Yes | Yes |
| Power down mode | Yes | Yes | Yes | Yes | Yes |
| Memory Management Unit | Yes | Yes | Yes | Yes | Yes |
| Floating Point Unit | GRFPU-lite | GRFPU-lite | GRFPU-lite | GRFPU | GRFPU |
| Debug Support Unit | Yes | Yes | Yes | Yes | Yes |
| Level-2 cache | No | No | Yes | Yes | Yes |
| UART Debug Link | Yes | Yes | Yes | Yes | Yes |
| JTAG Debug Link | Yes | Yes | Yes | Yes | Yes |
| Ethernet MAC 10/100/1000 Mbit | No | Yes | Yes | Yes | Yes |
| Memory Controller | FDDR and SPI Flash | FDDR and SPI Flash | FDDR and SPI Flash | FDDR and SPI Flash | FDDR and SPI Flash |
| Standard peripherals | Yes | Yes | Yes | Yes | Yes |

The configurations above are examples on how to use the GRLIB IP cores on RTG4. All IP cores have several configuration parameters and are individually configurable.

2 Architecture

2.1 Cores

The common architecture is based on cores from the GRLIB IP library. The vendor and device identifiers for each core can be extracted from the plug & play information. The used IP cores are listed in table 2.

Table 2. Used IP cores

| Core | Function | Vendor | Device |
|------------|--|--------|------------------|
| AHBCTRL | AHB Arbiter & Decoder | 0x01 | - |
| APB3CTRL | AHB/APB3 Bridge | 0x01 | 0x0A2 |
| APBCTRL | AHB/APB Bridge | 0x01 | 0x006 |
| LEON3 | LEON3 SPARC V8 32-bit processor Note: For space application the FT features of LEON3 (LEON3FT) should be enabled. | 0x01 | 0x053 |
| DSU3 | LEON3 Debug support unit | 0x01 | 0x004 |
| L3STAT | LEON3 Performance counters | 0x01 | 0x098 |
| LEON4 | LEON4 SPARC V8 32-bit processor Note: For space application the FT features of LEON4 (LEON3FT) should be enabled. | 0x01 | 0x048 |
| DSU4 | LEON4 Debug support unit | 0x01 | 0x049 |
| L4STAT | LEON4 Performance counters | 0x01 | 0x047 |
| AHBUART | Serial/AHB debug interface | 0x01 | 0x007 |
| AHBJTAG | JTAG/AHB debug interface | 0x01 | 0x01C |
| FTAHBRAM | On-chip SRAM with EDAC | 0x01 | 0x050 |
| AHBSTAT | AHB failing address register | 0x01 | 0x052 |
| APBUART | 8-bit UART with FIFO | 0x01 | 0x00C |
| GPTIMER | Modular timer unit with watchdog | 0x01 | 0x011 |
| IRQMP | LEON3 Interrupt controller | 0x01 | 0x00D |
| GRGPIO | General purpose I/O port | 0x01 | 0x01A |
| GRETH_GBIT | Ethernet Media Access Controller (MAC) | 0x01 | 0x01D |
| L2CACHE | Level-2 Cache Controller | 0x01 | 0x04B |
| SF2MDDR | SF2/IGLOO2/RTG4 MDDR/HPMS bridge | 0xAC | 0x002 / 0x003 |
| SPIMCTRL | SPI Memory controller | 0x01 | 0x045 |

Note that the table above lists IP cores used in the full set of LEON-RTG4-EX designs. Several designs contain a subset of the IP cores in the table.

2.2 Interrupts

The LEON-RTG4-EX example designs use the same interrupt assignment for all configurations. See the description of the individual cores for how and when the interrupts are raised. All interrupts are handled by the interrupt controller and forwarded to the processor.

Table 3. Interrupt assignment

| Core | Interrupt | Comment |
|------------|-----------|---------|
| AHBSTAT | 7 | |
| APBUART 0 | 2 | |
| GPTIMER | 8, 9 | |
| GRETH_GBIF | 5 | |
| SPIMCTRL0 | 10 | |
| SPIMCTRL1 | 11 | |

2.3 Memory map

The LEON3FT RTAX family uses the same memory map for all standard configurations. The memory map shown in table 4 is based on the AMBA AHB address space. An access to addresses outside the ranges will receive an AHB error response. The detailed register layout is defined in the description of each individual core.

Table 4. AMBA AHB address range

| Core | Address range | Area |
|---------------|--------------------------|-----------------|
| SPIMCTRL0 | 0x00000000 - 0x07FFFFFF | SPI Flash area |
| SPIMCTRL1 | 0x08000000 - 0x0FFFFFFF | SPI Flash area |
| FDDRW | 0x40000000 - 0x7FFFFFFF | DDR3 SDRAM area |
| APBCTRL | 0x80000000 - 0x800FFFFFF | APB bridge |
| DSU3 | 0x90000000 - 0x9FFFFFFF | Registers |
| APB3CTRL | 0xB0000000 - 0xB00FFFFFF | APB3 bridge |
| SPIMCTRL0 | 0xFFF90000 - 0xFFF900FF | Registers |
| SPIMCTRL1 | 0xFFFA0000 - 0xFFFA00FF | Registers |
| AHB plug&play | 0xFFFFF000 - 0xFFFFFFF | Registers |

The control registers of most on-chip peripherals are accessible via the AHB/APB bridge and the AHB/APB3 bridge that is mapped at address 0x80000000 and 0xB0000000, respectively. The memory map shown in table 5 is based on the AMBA AHB address space.

Table 5. APB address range

| Core | Address range | Comment |
|----------------|-------------------------|---------|
| APBUART | 0x80000100 - 0x800001FF | |
| IRQMP | 0x80000200 - 0x800002FF | |
| GPTIMER | 0x80000300 - 0x800003FF | |
| AHBUART | 0x80000700 - 0x800007FF | |
| GRGPIO | 0x80000B00 - 0x80000BFF | |
| GRETH_GBIT | 0x80000C00 - 0x80000CFF | |
| AHBSTAT | 0x80000F00 - 0x80000FFF | |
| APB plug&play | 0x800FF000 - 0x80100000 | |
| FDDRE | 0xB0002000 - 0xB00027FF | |
| APB3 plug&play | 0xB00FF000 - 0xB0100000 | |

2.4 IP core documentation

This user manual does not contain IP core documentation. Please refer to the GRLIB IP Core User's Manual [GRIP] available at <http://gaisler.com/products/grlib/grip.pdf>.

The bitstream packages include the configuration files used to generate the different LEON-RTG4-EX example designs from the GRLIB template designs. These configuration files can be studied to determine how the IP cores have been configured, if not already explained by this user's manual. The GRMON2 debug monitor also provides information about the system-on-chip's configuration via the command **info sys**.

2.5 Signals

Please refer to the RTG4 Development Kit documentation for a description of the board. The LEON SoC design has the following signal maps:

- System reset status is mapped to LED0
- LEON processor error output is mapped to LED2
- DSU active output is mapped to LED3
- WDOG is mapped to LED4
- SERDES ready mapped to LED5 (active low)

The following control and bootstrap signals are mapped:

- DIP switch 1 on SW5 selects between APBUART and AHBUART
- DSU break is mapped to switch 2 (SW2)
- System reset is mapped to switch 7 (SW7)

3 Working with the board

3.1 Prerequisites

The following items are required to use LEON-RTG4-EX designs:

- Workstation with Windows or Linux
- RTG4 Development Kit
- LEON-RTG4-EX bitstream
- GRMON2 debug monitor

The two last items can be downloaded via <http://gaisler.com/LEON-RTG4>.

Cobham Gaislers standard offer of toolchains can be used to build and run software on the LEON-RTG4-EX designs. Toolchains and run-time environments are available for download via <http://gaisler.com>.

3.2 Programming the FPGA device

The FPGA needs to be programmed with a LEON-RTG4-EX bitstream. A bitstream package is available at <http://gaisler.com/LEON-RTG4> and the designs are arranged in subdirectories after their name. The example design subdirectory contains a FlashPro Express (FPEXpress) job that should be loaded in the tool. The FPGA is then programmed by pressing the RUN button in FlashPro Express.

NOTE: The EX1 bitstream should only be used with the RTG4_ES Development bit. The EX2, EX3, EX4 and EX5 bitstreams should only be used with the RTG4 Development Kit that has a RTG4 PROTO device.

3.3 Connecting with GRMON2

The GRMON2 debug monitor can be used to connect to the board. The recommended way is to use the on-board FTDI device. In this case the jumpers J32 and J27 need to be set to 1-2 on the board. GRMON2 should then be started with the `-ftdi` flag.

It is possible to use the GRMON2 evaluation version with the LEON-RTG4-EX designs.

When GRMON2 connects to the board it will automatically initialize the designs peripherals, including the DDR3 SDRAM controller. The debug monitor performs the same functions that would be performed by a bootloader in standalone operation of a LEON/GRLIB system.

3.4 Support

In case of technical issues please contact support@gaisler.com. The support line is normally available only to companies and institutions with active support contracts. Limited support for the LEON-RTG4-EX example designs is provided. When contacting support please provide a clear description of which design that is used and your affiliation.

Sales and licensing questions should be directed to sales@gaisler.com.

4 Reference documents

- [AMBA] AMBA™ Specification, Rev 2.0, ARM IHI 0011A, 13 May 1999, Issue A, first release, ARM Limited
- [GRLIB] GRLIB IP Library User's Manual, Cobham Gaisler, www.Cobham.com/gaisler
- [GRIP] GRLIB IP Core User's Manual, Cobham Gaisler, www.Cobham.com/gaisler
- [SPARC] The SPARC Architecture Manual, Version 8, Revision SAV080SI9308, SPARC International Inc.

5 Ordering information

Please contact sales@gaisler.com for information on the GRLIB IP library.

Cobham Gaisler AB
Kungsgatan 12
411 19 Göteborg
Sweden
www.cobham.com/gaisler
sales@gaisler.com
T: +46 31 7758650
F: +46 31 421407

Cobham Gaisler AB, reserves the right to make changes to any products and services described herein at any time without notice. Consult Cobham or an authorized sales representative to verify that the information in this document is current before using this product. Cobham does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Cobham; nor does the purchase, lease, or use of a product or service from Cobham convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Cobham or of third parties. All information is provided as is. There is no warranty that it is correct or suitable for any purpose, neither implicit nor explicit.

Copyright © 2017 Cobham Gaisler AB