GRLIB SoC Library - Lattice

GRLIB IP Library - Lattice support

The GRLIB IP library supports SoC designs targeting the Nexus FPGA platform from Lattice Semiconductor and the CAES Certus/Pro-NX-RT FPGAs

The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SoC) development. The modular SoC designs are built from IP cores with common on-chip bus interfaces and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug&play method is used to configure and connect the IP cores without the need to modify any global resources. The library includes several processor models, including the fault-tolerant LEON3FT 32-bit SPARC V8 and the NOEL-V RISC-V processor models.

Designs based on the GRLIB IP library are highly portable between target technologies and both target technology adaptions and template designs are available for Lattice Nexus FPGAs. The library infrastructure provides project generation support for the Lattice Radiant software environment.

 

Lattice Nexus technology support 
Milestone Experimental Stage 1 Stage 2 Stage 3
Description Experimental support GRLIB COM support 
Experimental FT-FPGA support
GRLIB FT-FPGA support Lattice Propel integration
Availability February 2022 May 2022 (tentative) To be determined, subject to execution of SEE test campaigns Subject to customer demand
Functionality Template design for Lattice CrossLink-NX Evaluation BoardProject file generation support. Possibility to generate LEON3/4/5 and NOEL-V SoC designs for Lattice Nexus FPGAs Timing optimizations of GRLIB IP for Lattice FPGAs. Validation of processor IP on Lattice Nexus FPGAs. Pre-built bitstreams for Lattice development boards with GRLIB SoC designs available for evaluation. GRLIB FT-FPGA for fault-tolerant implementations of SoCs in Lattice FPGAs. Validation of communication IP on Lattice FPGAs. Template design and design recommendations for radiation mitigation based on CAES radiation tests of SoC designs in Lattice FPGAs. NOEL-V and LEON subsystems, including system peripherals, available for use within Lattice Propel.
Target users Early access customers Users who want to apply GRLIB and Lattice for terrestrial applications and user who do not require validated mitigation against radiation effects. Users who want to use Lattice FPGAs in harsh environments. Existing Lattice users, accustomed to the Lattice Propel flow.

 

GRLIB with support for Lattice Nexus FPGAs is currently available under an evaluation license. GRLIB is also available in a free open-source variant. The free open-source version does currently not include the Lattice technology support.

GRLIB contains template designs for several FPGA boards (the set of included template designs changes with type of GRLIB distribution). A list of supported boards is available in the GRLIB IP Library User's ManualGRLIB documentation and downloads are available via the GRLIB IP Library product page.

 

This email address is being protected from spambots. You need JavaScript enabled to view it. if you want to evaluate GRLIB on Lattice FPGAs.