Exploring Register File and Memory Organization in ASIP Synthesis
|
Written by Sandi Habinc |
Hits: 13692
|
Comparison of the Performance of Microprocessors for Space-based Navigation Applications
|
|
Hits: 14606
|
Successful Use of an Open Source Processor in a Commercial ASIC
|
|
Hits: 13544
|
Liquid Architecture
|
Written by Administrator |
Hits: 13471
|
Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable SoC
|
Written by Administrator |
Hits: 14199
|
Embedded 32-Bit RISC IP Cores and OPEX JavaBytecode Folding
|
Written by Administrator |
Hits: 13870
|
Mixed Static/Dynamic Profiling for Dictionary Based Code Compression
|
Written by Administrator |
Hits: 12826
|
An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined
|
Written by Administrator |
Hits: 12781
|
Hardware/Software Co-Training
|
Written by Administrator |
Hits: 14659
|
Reconfigurable Hardware in Wearable Computing Nodes
|
Written by Administrator |
Hits: 14484
|
Development cost and size estimation starting from high-level specifications
|
Written by Administrator |
Hits: 14703
|
Design Flow for HW / SW Acceleration Transparency in the ThumbPod Secure Embedded System
|
Written by Administrator |
Hits: 16778
|
Low power error resilient encoding for on-chip data buses
|
Written by Administrator |
Hits: 13016
|
Analysis of SEU effects in a pipelined processor
|
Written by Administrator |
Hits: 15172
|
Hardware/Software Co-testing of Embedded Memories in Complex SOCs
|
Written by Administrator |
Hits: 13895
|
Safety-Critical Architectures for Automotive Applications
|
Written by Administrator |
Hits: 14223
|
A Pipelined SoPC Architecture for 2.5 Gbps Network Processing
|
Written by Administrator |
Hits: 13974
|
Experiences Designing a System-on-a-Chip for Small Satellite Data Processing and Control
|
Written by Administrator |
Hits: 14243
|